Abstract
In this paper, a real-time 105-channel data acquisition platform based on FPGA for imaging will be implemented for mm-wave imaging systems. PC platform is also realized for imaging results monitoring purpose. Mm-wave imaging expands our vision by letting us "see" things under poor visibility conditions. With this extended vision ability, a wide range of military imaging missions would benefit, such as surveillance, precision targeting, navigation, and rescue. Based on the previously designed imager modules, this project would go on finishing the PCB design (both schematic and layout) of the following signal processing systems consisting of Programmable Gain Amplifier(PGA) (4 PGA for each ADC) and 16-channel Analog to Digital Converter (ADC) (7 ADC in total).
Then the system verification would be performed on the Artix-7 35T Arty FPGA with the developing of proper controlling code to configure the ADC and realize the communication between the FPGA and the PC (through both UART and Ethernet). For the verification part, a simple test on a breadboard with a simple analog input (generated from a resistor divider) would first be performed. After the PCB design is finished, the whole system would be tested again with a precise reference and analog input.
Previous work
The signal source (the imager module) has already been designed in previous works. The imager module is a high-power 0.53 THz source module with programmable diversity to adjust the brightness and the direction of light to obtain the desired diffuse lighting conditions in THz imaging applications. The 
System Design
The purpose of this project is to provide a data acquisition system for the image signal generated by the image module. The major part of this system can be divided into 3 sub-systems, the image module, the signal processing board Timing requirement:
The Serial data output (SDO) signal includes a 4-bit channel address and a 12-bit conversion result (MSB first). At the 16th falling edge of SCLK, SDO goes to 3-state and the conversion also ends. The Serial data input (SDI) data latched at the rising edge of SCLK, and consists of 16-bit per frame. 6 At the 2nd SCLK falling edge we need to select a new MUX channel. At the 14th SCLK rising edge we need to start acquisition until next CS falling edge.
The GPO data comes from SDI of previous frame, and the GPO data is refreshed at the falling edge of CS signal. The GPI status latched also at CS falling edge, the corresponding output is on the SDO. The CS signal is pulled high only after the 16th SCLK.
In the real operation, we need to set the ADC in Auto-1 mode, including the following features:
 Scan pre-programmed channels in ascending order;
 Separate "program register" for pre-programming the channel sequencing;
 FFFF default, scan all channels in ascending order.
The corresponding states of control signals are shown in the following figure. As shown in the figure, the distance between the middle of 2 pin columns is 5.6mm. The pin size is 1.6mm*0.3mm, and the width between the middle of 2 pins is 0.5mm.
As shown in the figure above, for the layout implementation, we need a 1uF capacitor for both analog and digital supply bypass. Also we need a 10uF capacitor at the reference input of the ADC.
Also, for each of the analog input channel, we would follow the requirement shown in the figure above. A 150pF capacitor is sitting at the input of each channel.
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Layout Consideration: 1). Supply bypass Use a local bypass capacitor (0.01 μF to 0.1 μF) within 2 mm of the VDD pin for good, high frequency performance. It must connect directly to ground.
Use a bulk bypass capacitor (i.e., 1.0 μF to 10 μF) within 100 mm of the VDD pin. It needs to connect to ground, and provides large, slow currents. This capacitor may be shared with other nearby analog parts.
2). Footprint size
The distance between the middle of 2 pin columns is 5.2mm. The pin size is 2.2mm*0.6mm, and the width between the middle of 2 pins is 1.27mm
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As for the footprint size of the reference chip, we follow the dimension in the figure above. The distance between the middle of 2 pin columns is 4.4mm. The pin size is 1.45mm*0.45mm, and the width between the middle of 2 pins is 0.65mm.
As shown in the figure above, we need a 1uF to 10uF (In the real design I choose 1uF) from supply input of the reference chip to ground. Also we need a 1uF to 50uF capacitor at the output of the reference chip (In the real design I choose 22uF).
Header
We need a 2*10 and a 2*5 header in the processing board. For the PCB footprint size, we set the distance between the centers of 2 holes to be 100mil, the inner diameter to be 2*17.716mil and the outer diameter to be 2*29.526mil.
System schematic design
As shown in the figure above, the PCB schematic of the signal processing system is implemented including all the necessary supply bypass capacitors and input bypass capacitors.
System layout design
The following figure shows the dimension demand for the PCB layout board of the signal processing system.
Test and Evaluation System

Simple test on bread board
This simple test platform is based a bread board, with a 16-channel ADC and a 4-channel PGA on the bread board. The input signal of the PGA is generated GPIO ports on the FPGA. And the FPGA is connected to the PC through the UART so that we can see the data output from the serial port window in the PC.
The initial and reset signal for the ADC is connected to 2 switches on the FPGA to make it easier to make the ADC operate in Auto-mode 1.
The developing code for configuring the ADC and UART, along with the Matlab code to get the output data from the UART is included in the appendix of this document. In the code we can choose which channels to be activated when operating in Auto-mode1.
Test Results
The first 2 figures above shows the result from the serial port window on the PC of 2 cases:
1. Only channel 0 and channel1 are turned on; 2. All the 16 channels are turned on.
We can see from the result that only the activated channels will be exporting data and in Auto-mode1 the channels would export data in a serial order from channel 0 to channel 15.
Also, since only channel 0 has the input from the PGA output, all the signals from the other channels of the ADC are almost 0.
The last 2 figures show the result when only channel 0 is turned on and we change the input signal of the PGA through rotating the controlling button of the variable resistor. We can see there're only outputs from channel 0. And also when changing the input signal of the PGA, the system output will change accordingly.
